ABSTRACT We propose circuits for efficient transduction between electrical and spin signals and compare designs for long-range spintronic interconnects based on transducers and repeaters. This paper analytically analyzes the performance of spintronic all-spin logic (ASL) interconnects in terms of delay, area overhead, and energy dissipation, and validates the analysis by numerical simulations. The results of simulations show that compared to ASL repeaters, the proposed transducer-based interconnect achieves 5× shorter delay, 19× lower energy dissipation per bit per length, and a 9× smaller area-delay-power product for a 4 µm long interconnect. We show that the proposed interconnect can operate under supply voltage values ranging from 300 to 950 mV and tunnel magnetoresistance values ranging from 131% to 450%.
O
VER the past half-century, the computational throughput and memory storage of integrated circuits have improved exponentially mainly through the downscaling of the geometrical dimensions of field-effect transistors [1] . Sustaining this trend is becoming more and more challenging as CMOS devices approach their scaling limits [2] , [3] . To address this challenge, researchers are investigating novel beyond CMOS devices such as spintronics devices that augment CMOS circuits. Because of the robustness, nonvolatility, and enhanced functionalities of spin-based devices, hybrid CMOS-spintronic circuits are expected to provide new and enhanced memory and computational functionalities [4] - [6] . Hence, passing information back and forth between spintronic and CMOS devices requires efficient transduction.
The data signal of spin-based devices can be transferred by spin-polarized currents through interconnects [7] . An excellent medium for transferring spin signals in short interconnects are metals. Their high conductivity reduces conductivity mismatch problems encountered in spin-based devices composed of graphene and semiconducting channels [8] . Several studies [9] - [11] have analyzed the transmission delay and the energy dissipation of short allspin logic (ASL) interconnects for metallic, silicon, and graphene interconnects, respectively. The amplitudes of spin signals attenuate exponentially in lengths comparable to spin relaxation length (L SRL ), which is generally shorter than 1 µm for metals [12] . This length becomes even shorter in nanoscale wires, which results from sidewall and grain boundary scattering in metallic wires [13] . Thus, spin signals must be amplified multiple times to pass through longer interconnects. These repeaters add to power dissipation and the wafer area, which has led to a demand for novel long interconnect designs that efficiently carry spin signals over long ranges in microchips. In contrast to the amplitude of spin signals, that of the electrical signals does not attenuate exponentially with interconnect length (L Int ). Using CMOS-spintronic transducers and electrical interconnects, we propose a structure that transmits spin signals in long metallic interconnects. The proposed structure outperforms ASL repeaters for interconnects longer than 1.6 µm.
Several studies have examined CMOS-spintronic interface circuits, which write and read from magnetoresistive random access memory and spin-transfer torque magnetic random access memory (STT-RAM) [14] , [15] , and sense amplifiers that read from these magnetic memories [16] , [17] . These interface circuits are suitable for large memory arrays, in which a single large, complicated sense amplifier reads many magnetic tunnel junctions (MTJs). However, in the case of signal transduction, the use of sense amplifiers creates prohibitive energy and circuit area overhead.
This paper proposes compact energy efficient transducers for converting back-and-forth magnetic states in ASL [18] and CMOS binary signals. ASL has been proposed as a potentially low voltage beyond CMOS technology option and has been analyzed for a wide range of applications including image-recognition systems [19] , [20] , interconnects [7] , and various Boolean functions [21] . With existing materials, ASL is not expected to compete with CMOS in terms of energy and delay while performing Boolean functions. However, with advances in magnetic materials ASL is expected to become more competitive and the target material and interface properties for nanomagnets and channels have been presented in [22] . In this paper, we propose two CMOS-spintronic interface circuits with simple structures based on MTJs and ASL gates for the transduction of electrical signals and spin signals. These transducers work under a wide range of supply voltage and tunnel magnetoresistance (TMR) values.
The rest of the paper is organized as follows. Section II describes an electrical-to-spin-signal transducer that converts binary CMOS voltage to the magnetization orientation of a magnet. Then, Section III describes a simple yet efficient interface circuit that converts the magnetization orientation of a magnet to CMOS binary voltage. Section IV presents an analytical study of the delay, area-delay-power product (ADPP), and the per-unit length value of energyper-bit of spintronic interconnects with ASL repeaters and benchmarks them against the electrical transmission of spin signals. Section V provides the conclusion.
II. CMOS-TO-SPINTRONIC-SIGNAL TRANSDUCTION
The transduction of CMOS data in the form of electrical voltage to spintronic data in the form of the magnetization orientation of magnets can be achieved by using the properties of ASL gates. The polarity of the electrical voltage applied to ASL gates controls copy and invert operations [7] . Employing this property, an ASL-based CMOS-to-spintronic transducer is shown in Fig. 1 . In this device, the direction of the electrical current passing through the fixed magnet determines the polarity of the spin accumulation of electrons underneath it. If the electrons are injected by the fixed magnet into the channel, a majority of spins underneath the magnet will have magnetic moments aligned with the magnetic orientation of the fixed magnet. Conversely, if the direction of the current is reversed and the electrons are extracted by the fixed magnet, most of the electrons will have magnetic moments antiparallel to that of the fixed magnet. In both cases, the accumulated spins diffuse inside the nonmagnetic channel toward the output magnet and apply a torque on the output magnet, based on the STT phenomenon, changing the orientation of the output magnetization [7] , [23] . In summary, the direction of the electrical current passing through the fixed magnet determines whether the orientation of the output magnet becomes parallel or antiparallel to that of the fixed magnet. In Fig. 1(a) , when the input signal (V DATA ) is 1, then transistors MN2 and MN3 are ON, but when V DATA is 0, then transistors MN1, MP1, MN4, and MN5 are ON. The direction of the electrical current passing through the fixed magnet is designated by either a blue arrow for 1 or purple arrow for 0.
The transducer either inverts or copies the magnetization orientation of the fixed magnet to the output magnet according to whether V DATA is high or low. Hence, the gate converts electrical voltage (V DATA ) to the magnetization orientation of the output magnet. The proposed circuit is simulated using SPICE models, which account for magnetization dynamics and spin transport mechanisms and are calibrated with experimental results, presented in [24] . The simulation results in Fig. 1(b) show that the switching of V DATA from 800 mV (bit ''1'') to 0 mV (bit ''0''), changes the magnetization orientation of the output magnet to the +x-direction (bit ''1'') and then to the −x-direction (bit ''0''). This transducer copies the logic value of the V DATA into the output magnet with a delay of 1.6 ns for high-to-low switching and a delay of 2 ns for low-to-high switching. The delay decreases as V FM increases, but to ensure that the current density is safely below the breakdown value [25] , we choose 150 mV as the largest simulated V FM value. For the maximum V FM value, the current density in the copper channel from the input magnet to the ground node is less than 10 7 A/cm 2 , where the breakdown current density of the channel, determined by its length and width, is close to 10 8 A/cm 2 [25] . As Fig. 1(b) shows, the current passing through the fixed magnet (I ASL ) does not exceed 200 µA, which is less than the conventional write currents of MTJs [26] .
III. SPINTRONIC TO CMOS SIGNAL TRANSDUCTION
To implement a spintronic to CMOS signal transducer, Fig. 2 (a) employs a MTJ-based circuit that relies on the STT mechanism for switching. An MTJ consists of two magnets encompassing an oxide layer in which the electrical conductance across the gate is determined by the relative difference between the magnetization orientations of the two magnets [23] as
where 1 andm 2 represent the magnetization orientation of the two magnets [23] .
Under an assumption that magnet 2 (m 2 ) is a fixed magnet in the +x-direction, the resistance across the MTJ is
in which polarization factor P is defined as P = G/G = TMR/(TMR + 2) [23] .
While the top layer of the MTJ of Fig. 2 (a) is a magnetic fixed layer oriented along the +x-direction, the bottom layer is a free magnet receiving spin currents from the input magnet through a metallic channel. Through the STT mechanism, initiated by receiving spin currents, the magnetization orientation of the free magnet switches from antiparallel to parallel with the direction of the magnetic fixed layer. As the change in direction alters the resistance across the MTJ, the voltage at node V N also changes. In Fig. 2(a) , resistor R 1 , composed of an MTJ consisting of two fixed magnets, has a fixed resistance value of (1/(G P (1 − P))). The resistances across both R 1 and the MTJ depend on the thickness of their oxide layers. In the simulations of the paper, the TMR and resistance per-area values are based on the values, reported in [27] - [30] . Furthermore, the inverter captures the voltage changes at V N and provides a full voltage swing between 0 and V DD at the output.
It is important to note that in an STT-RAM, an electrical current must pass through MTJs for both read and write operations. Thus, the oxide thickness has to be sufficiently small so that the required write voltage does not become too large. As a result, a voltage swing across the low-resistance of an MTJ is too small to drive a CMOS inverter, requiring a more complicated sense amplifier. However, in the case of the proposed transducer, the write operation takes place via the spin current provided by the driving ASL gate. Hence, we can choose a large enough oxide thickness of the MTJ, which produces a large enough voltage swing to directly drive a CMOS inverter.
The large thickness of the oxide layer offers four more advantages: 1) lowers the read current, reducing the dissipated power; 2) drastically decreases the read disturb rate of the MTJ; 3) increases the TMR [27] - [30] ; and 4) lowers the magnitude of the parasitic spin current injected from the fixed to the free magnet. Hence, the transducer can employ MTJs with TMR values as large as 300% to 400% and resistances as large as a few hundred kilohms while STT-RAM read/write circuits rely on MTJs with TMR values of 100% to 200% and resistances of one to two kilohms [31] . Simulation results of the transducer with two TMR values of 355% and 131% are presented in Fig. 2(b) [26] . Results show that by increasing the TMR, the voltage swing increases at V N ; in the case of the TMR value of 355%, the inverter is able to provide a full voltage swing (0 to V DD ) at its output. The negligible parasitic spin flux from the fixed to the free magnet, 1000× smaller than the spin current injected from the input to the free magnet, is accounted for in the simulations. 
IV. ASL TRANSDUCER FOR LONG-SPINTRONIC INTERCONNECTS
Spin signals in metallic interconnects attenuate exponentially with L Int [7] , so propagating signals along ASL interconnects longer than 1 µm is impossible. One potential solution is to use multiple ASL repeaters [32] that amplify a spin signal along the interconnect, illustrated in Fig. 3(b) . We analytically study ASL gates as the building blocks for short metallic ASL interconnects and repeaters and present an approximate solution describing their switching delay and energy dissipation in Section IV-A. Then, we introduce a new transducerbased interconnect in Section IV-B and compare the potential performance of the two approaches.
A. PERFORMANCE ANALYSIS OF ASL REPEATERS
An ASL repeater consists of a cascade of ASL gates, shown in Fig. 3(b) . Fig. 3(a) illustrates an ASL gate in which the electrical current passing through the input magnet becomes spin polarized at the interface of the magnet with the interconnect. We define the polarization factor (η) as =(I SX /I C ); I C denotes the electrical current passing through the magnet, and I SX denotes the spin-polarized current at the interface.
Generalized Ohm's law, including spin currents for the interface, is [34] 
where G ↑↑ , G ↓↓ , and G ↑↓ are matrix elements derived from spin scattering at the magnet-interconnect interface [34] . Thus, by defining The resistances R 1 , R 2 , and R G are shown in Fig. 4 , where R 1 is predominantly the interface resistance between the metallic channel and the input magnet, R 2 is the interface resistance between the metallic channel and the output magnet plus the resistance of the metallic channel between the input and the output magnets, and R G is the resistance to ground. To ensure nonreciprocity (i.e., the magnetization of the input magnet determines that of the output magnet and not the other way around), R 1 must be smaller than R 2 . For an ASL device with a short channel (interconnect) length of ∼150 nm, R 1 = 2.6 and R 2 = 8.2 . However, for an ASL with a longer interconnect length of 600 nm, R 1 = 2.6 and R 2 = 16 . By applying Kirchhoff's current law to the star network of Fig. 4 and connecting both magnets to the same supply voltage levels,
Thus, we derive the electrical current passing through the input magnet as
hence, the spin-polarized current at the interface of the interconnect and the input magnet (I S,In ) is derived as
The spin current diffuses along the interconnect and experiences exponential attenuation because of the spin relaxation mechanisms [12] . Hence, the spin-polarized current at the interfaces of the interconnect with the output magnet (I S,Out ) will be
The spin current applied to a magnet exerts a torque on the magnet, which, if strong enough, switches the magnetization orientation of the magnet. The minimum current needed to switch a magnet, that is, the critical current (I Critical ), is defined as [10] 
where H S and H U represent the z-projections of the demagnetization field and the uniaxial anisotropy field, respectively. In CGS units, H S = 4π M S N Z , where the demagnetization tensor N is a tensor determined by the geometrical shape of the magnets and M S is the saturation magnetization of the magnets. The perpendicular uniaxial anisotropy field resulting from the crystal structure of the magnets is specified as H U = H k m zẑ , in which H k is the Stoner-Wohlfarth field, which is related to the energy density K of the magnets [10] ; thus, the magnitude of the z-projection of the anisotropy field is (2K /(µ 0 M S )). As the spin-polarized current reaching the output magnet increases, the magnet switches faster, we define an overdrive factor (σ ) as
The spin-polarized current applied to a magnet determines the switching delay of the magnet as [10] , [35] 
where φ 0 is the initial angle of switching and τ 0 is a fitting parameter. The stochastic thermal motion of electrons of a magnet generates thermal noise modeled as white Gaussian noise. In the presence of the uniaxial anisotropy field, the demagnetization field, and thermal noise, thermal fluctuations obey [10] 
in which V is the volume of the magnet, β = (1/k b T ) is the thermodynamic beta, and H is H U − M S (N X − N Y ). Thus, the switching delay of ASL gates is derived as
The equation is simplified when σ 1, in which
For the magnet described in [7] , we require V FM 30 µV, which yields σ 1. Moreover, (12) shows that τ SW is exponentially dependent on L Int , and τ SW sharply increases for L Int > L SRL [7] . The delay calculated from (12) is compared to the results from rigorous SPICE simulations [24] (Fig. 5) . The SPICE models presented in [24] capture the magnet dynamics, spin mixing at the interfaces of magnets and normal metal, spin transport in metallic channels, and the thermal noise in magnets. Simulations are repeated 100 times for each data point to capture the effect of thermal noise in which error bars represent the +/−σ along the mean value of data points. Furthermore, the switching delay, τ SW , is inversely proportional to V FM . Hence, to transfer bits at a faster rate, V DD must increase proportionally. By taking the calculated delay and the power dissipation into account, we can derive the energy dissipation of ASL gates. The power dissipation of the ASLs is P = R i I 2 i , in which I 1 , I 2 , and I G , the electrical currents passing through the resistors R 1 , R 2 , and R G , are (V FM − V e )/R 1 , (V FM − V e )/R 2 , and V e /R G , respectively. Thus, the power dissipation of ASLs is P = V 2 DD R 1 +R 2 . Hence, the energy dissipation per transferred bit is
Energy dissipation E shows the same dependence on L Int as τ SW . Moreover, E is linearly proportional to V FM , which confirms the tradeoff between the bit transfer rate and V FM , which was discussed before. The power dissipation further increases because of the nonideal ground contact and supply voltage wires, which are accounted for in simulations under an assumption that 300 of resistance has been added to the supply path [33] ; that is, R 1 and R 2 are replaced by
and R 2 = R 2 + 300 in (13) . For a repeater composed of N ASLs, we can approximate the delay by τ Repeater = N τ SW and the fabrication area by the layout shown in Fig. 3 .
B. PROPOSED LONG-RANGE SPINTRONIC INTERCONNECT
Fast transfer of spin signals in long-range interconnects requires an increase in the number of cascaded ASLs, N ; however, the power dissipation of ASL repeaters increases proportionally with N . Fig. 6(a) shows the proposed transducer-based interconnect for the electrical transmission of spin information. The interconnect converts the spin signals into electrical signals, which transfer along an electrical interconnect, a more efficient way to communicate signals over long distances. Then, the electrical signals are converted back into spin signals. Fig. 6(b) shows the simulation results of the interconnect. The delay of the proposed interconnect is compared to that of the ASL repeaters in Fig. 5 . As shown in Fig. 5 , the switching delay of ASL gates can be approximated as a linear function of L Int for lengths shorter than L SRL , but it exhibits an exponential dependence on L Int for L Int L SRL . The slope of the delay in the linear region is ((τ 0 · I Critical ln(π 2 µ 0 M S VHβ))/(2ηV FM R 2 L SRL )). For a repeater composed of N -cascaded ASLs, the linear region extends proportional to N , which is consistent with the simulation results of Fig. 5 . Fig. 5 shows that the switching delay of the proposed interconnect is lower than that of the ASL repeaters even for a length of 1.25 µm, the shortest possible length of the interconnect using transducers. As illustrated in the layout in Fig. 6(c) , the length of the interconnect is longer than 57 F (half-pitch size), in which the shortest possible length is 1.25 µm for F = 22 nm, shown in Table 1 .
The delay of the transducer-based interconnect increases with L Int because the parasitic resistances and capacitances of electrical interconnects increase with L Int ; however, the rate of the increase in the delay is far smaller than that of the linear region of ASL repeaters. In these devices, the supply voltage is turned on only when the signals are passing through the gate. Thus, the supply voltage clocking, shown in Fig. 7 , reduces energy dissipation with turning OFF the device once data has transmitted along the interconnect [21] . We account for the energy dissipation in the driving transistors, which comes in two forms: 1) the energy dissipation due to the drain-source current (I D V DS τ ) and 2) the energy dissipation due to charging and discharging the transistor capacitance (CV 2 ). Because of the relatively large current amplitude and the pulsewidth needed to switch a magnet, the second component is more than 100× smaller than the first one and can be ignored. The power dissipation associated with clock generation and distribution has not been incorporated in this paper. While the proposed interconnect scheme requires only two transistors for supply clocking, the ASL repeater requires N + 1 transistors where N is the number of ASL stages in the repeater. Hence, having a simpler clocking circuit, is another advantage of the proposed transducer-based interconnect. In Fig. 7 , to counter the impact of thermal noise, clocks are on αT before and after the mean switching time. The energy dissipated by the supply voltages is shown in Fig. 8 . As L Int increases, the energy per-unit length remains constant in the linear region and increases exponentially afterwards. Hence, repeaters composed of two, three, and four ASLs minimize the energy dissipation of interconnects longer than 1.3, 2.5, and 3.7 µm, respectively. The transducer-based interconnect dissipates less energy than ASL repeaters, even for interconnects as short as 1.25 µm. Compared to energy perunit length of the ASL repeaters, that of the electrical interconnect decreases as the length of the interconnect increases since energy dissipation, which mostly takes place in the transduction of signals, experiences a far smaller increase. Despite the advantage of the transmission of signals using transducers over that of ASL repeaters in terms of switching delay and energy dissipation, ASL repeaters have an advantage in terms of a smaller footprint area. Taking all these factors into account, we show the ADPP metric [36] , [37] for both interconnect schemes in Fig. 9 , which shows that the proposed transduction-based scheme, utilizing electrical transmission, has an advantage in terms of the ADPP for interconnects as short as 1.6 µm. Although the proposed scheme compared to the ASL repeater scheme shows a significant improvement in terms of delay, energy, and ADPP, the FIGURE 9. ADPP is a measure that takes delay, power dissipation, and area into account. Although the proposed interconnect has larger area overhead, its advantage in terms of energy enables it to outperform ASL repeaters for lengths longer than 1.6 µm. proposed structure cannot compete with electrical interconnects used in purely CMOS circuits. Fig. 10 depicts the delay and energy dissipation of signal transduction and transmission under various supply VOLUME 3, 2017 FIGURE 11. As TMR increases, the voltage swing at node V N of Fig. 5 becomes larger; hence, the delay becomes smaller. However, the voltage swing is relatively large even for TMR values as low as 125%, and the improvement in switching delay by increasing TMR is limited to less than 10%.
voltage (V DD ) and magnet voltage (V FM ) values. In Fig. 10(a) , V DD is fixed at 650 mV while V FM changes from 80 to 150 mV. In Fig. 10(b) , V FM remains fixed at 120 mV while V DD changes from 300 to 950 mV. Fig. 10 (c) exhibits the energy-delay product (EDP), which decreases 49% by increasing V DD from 300 to 950 mV; Fig. 10(d) shows that the EDP decreases 31% by decreasing V FM from 80 to 150 mV. Hence, we minimize EDP by operating the proposed device under lower V DD and higher V FM voltage values. The thickness of the oxide layer potentially changes the delay and the energy dissipation of the proposed interconnect. The oxide thickness, subject to variations by various fabrication processes, changes both the TMR and the resistance of MTJs. To capture potential variations, Fig. 11 illustrates changes in the switching delay by changing TMR values. The simulations use the relationship between the TMR and the oxide thickness from [30] . Fig. 11 shows that the increase of the TMR from 125% to 450% decreases the switching delay by less than 10%. Although by increasing TMR, voltage sweep (2P/(4 − P 2 ))V DD becomes larger at V N , but the voltage sweep is already large enough for the inverter, even for TMR values as low as 125%. In these simulations, the TMR and resistance per-area values are based on the values mentioned in [27] and [30] .
V. CONCLUSION
Studies have examined spintronic devices to augment CMOS circuits and systems in memory and data processing applications, owing to their inherent nonvolatility, low voltage operation, and introduced new and enhanced functionalities. This paper proposes two simple, yet efficient CMOS-spintronic transducer circuits that convert back and forth between spin signals and electrical signals in hybrid CMOS-spintronic circuits, which must efficiently transmit spin signals in both short and long ranges. Unlike electrical signals, spin signals, however, suffer from exponential decay of their amplitudes as their interconnect lengths increase. Amplifying spin signals through long-range interconnects using repeaters is an inefficient method of transmitting spin signals. Thus, using the proposed transducer circuits, we propose a new scheme for long-range spintronic interconnects. Although the transducers add to circuitry and area overhead, the proposed spintronic interconnect outperforms all-spin-based repeaters in terms of transmission delay, energy dissipation per bit per unit length, and ADPP for interconnects longer than 1.6 µm.
